

MODEL:
WAFER-TGL-U

3.5" SBC Supports Intel® Tiger Lake-UP3 Core™, Celeron® Processor, with HDMI, DP, iDPM, Triple 2.5GbE LAN, USB 3.2, M.2, SATA 6Gb/s, COM, iAUDIO, 0°C ~60°C and RoHS

User Manual

Revision

Date	Version	Changes
July 11, 2022	1.00	Initial release
September 26, 2023	1.01	Add M.2 installation information
November 23, 2023	1.02	Add Chassis Open Connector

Copyright

COPYRIGHT NOTICE

The information in this document is subject to change without prior notice in order to improve reliability, design and function and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

TRADEMARKS

All registered trademarks and product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective owners.

Manual Conventions



WARNING

Warnings appear where overlooked details may cause damage to the equipment or result in personal injury. Warnings should be taken seriously.



CAUTION

Cautionary messages should be heeded to help reduce the chance of losing data or damaging the product.



NOTE

These messages inform the reader of essential but non-critical information. These messages should be read carefully as any directions or instructions contained therein can help avoid making mistakes.

Table of Contents

1 INTRODUCTION.....	1
1.1 INTRODUCTION.....	2
1.2 MODEL VARIATIONS	3
1.3 FEATURES.....	3
1.4 CONNECTORS	4
1.5 DIMENSIONS.....	5
1.6 DATA FLOW	6
1.7 TECHNICAL SPECIFICATIONS	7
2 UNPACKING	9
2.1 ANTI-STATIC PRECAUTIONS	10
2.2 UNPACKING PRECAUTIONS.....	10
2.3 PACKING LIST.....	11
2.4 OPTIONAL ITEMS	12
3 CONNECTORS	13
3.1 PERIPHERAL INTERFACE CONNECTORS.....	14
3.1.1 WAFER-TGL-U Layout.....	14
3.1.2 Peripheral Interface Connectors	14
3.1.3 External Interface Panel Connectors.....	15
3.2 INTERNAL PERIPHERAL CONNECTORS	16
3.2.1 Audio Connector	16
3.2.2 Battery Connector.....	17
3.2.3 Digital I/O Connector	18
3.2.4 Fan Connector	19
3.2.5 Front Panel Connector	20
3.2.6 LAN LED Connectors	21
3.2.7 iDPM Connector.....	22
3.2.8 M.2 Slot, B-key.....	24
3.2.9 M.2 Slot, A-key.....	26
3.2.10 DDR4 SO-DIMM Socket.....	28

3.2.11 Power Connector.....	29
3.2.12 Power Button Connector.....	30
3.2.13 Reset Button Connector	31
3.2.14 RS-232 Serial Port Connector	32
3.2.15 RS-232/422/485 Serial Port Connector.....	33
3.2.16 SATA 6Gb/s Drive Connector	35
3.2.17 SATA Power Connector.....	36
3.2.18 SMBus/I ² C Connector.....	37
3.2.19 USB 2.0 Connector	38
3.2.20 Chassis Intrusion Connector.....	38
3.3 EXTERNAL PERIPHERAL INTERFACE CONNECTOR PANEL	39
3.3.1 HDMI Connectors.....	40
3.3.2 DP Connector	41
3.3.3 LAN Connectors.....	42
3.3.4 USB 3.2 Gen 2 Connectors	43
4 INSTALLATION	44
4.1 ANTI-STATIC PRECAUTIONS	45
4.2 INSTALLATION CONSIDERATIONS.....	45
4.3 SO-DIMM INSTALLATION	47
4.4 M.2 MODULE INSTALLATION.....	48
4.5 SYSTEM CONFIGURATION.....	49
4.5.1 AT/ATX Mode Select Switch.....	49
4.5.2 Clear CMOS Button.....	50
4.5.3 Flash Descriptor Security Override Jumper.....	50
4.6 CHASSIS INSTALLATION.....	52
4.6.1 Heat Spreader	52
4.6.2 Motherboard Installation Example	54
4.7 INTERNAL PERIPHERAL DEVICE CONNECTIONS.....	54
4.7.1 AT Power Connection	54
4.7.2 7.1 Channel Audio Kit Installation	56
4.7.3 RS-232 Cable Connection.....	57
4.7.4 SATA Drive Connection	58
4.8 SOFTWARE DRIVERS.....	60
4.8.1 Available Drivers	60

WAFER-TGL-U SBC

4.8.2 Driver Download	60
5 BIOS	62
5.1 INTRODUCTION.....	63
5.1.1 Starting Setup.....	63
5.1.2 Using Setup	64
5.1.2.1 Keyboard Navigation	64
5.1.2.2 Touch Navigation	65
5.1.3 Getting Help.....	66
5.1.4 Unable to Reboot after Configuration Changes	66
5.1.5 BIOS Menu Bar.....	66
5.2 MAIN.....	67
5.3 ADVANCED.....	70
5.3.1 CPU Configuration	72
5.3.2 AMT Configuration	76
5.3.3 Trusted Computing.....	77
5.3.4 iEi One Key Recovery	78
5.3.5 IT5571 H/W Monitor.....	79
5.3.5.1 Smart Fan Mode Configuration	80
5.3.6 IT5571 Super IO Configuration	82
5.3.6.1 Serial Port 1 Configuration	83
5.3.7 F81804SEC Super IO Configuration.....	83
5.3.7.1 Serial Port 2 Configuration	84
5.3.7.2 Serial Port 3 Configuration	85
5.3.8 RTC Wake Settings	86
5.3.9 Serial Port Console Redirection	87
5.3.9.1 Console Redirection Settings	88
5.3.10 NVMe Configuration.....	91
5.4 CHIPSET	92
5.4.1 System Agent (SA) Configuration	93
5.4.1.1 Memory Configuration	94
5.4.1.2 Graphics Configuration.....	95
5.4.2 PCH-IO Configuration	97
5.4.2.1 PCI Express Configuration	98
5.4.2.1.1 PCI Express Root Port	99

5.4.2.2 SATA And RST Configuration.....	101
5.4.2.3 HD Audio Configuration.....	103
5.5 SECURITY.....	104
5.6 BOOT.....	105
5.6.1 Boot Configuration	105
5.6.2 Boot Option Priorities.....	106
5.7 SAVE & EXIT	107
A REGULATORY COMPLIANCE	109
B PRODUCT DISPOSAL	111
C BIOS OPTIONS	113
D WATCHDOG TIMER	117
E ERROR BEEP CODE.....	120
E.1 PEI BEEP CODES.....	121
E.2 DXE BEEP CODES	121
F HAZARDOUS MATERIALS DISCLOSURE.....	122
F.1 RoHS II DIRECTIVE (2015/863/EU)	123
F.2 CHINA RoHS.....	124

List of Figures

Figure 1-1: WAFER-TGL-U	2
Figure 1-2: Connectors	4
Figure 1-3: Dimensions (mm)	5
Figure 1-4: Data Flow Diagram	6
Figure 3-1: Connector and Jumper Locations	14
Figure 3-2: Audio Connector Location	16
Figure 3-3: Battery Connector Location	17
Figure 3-4: Digital I/O Connector Location	18
Figure 3-5: Fan Connector Location	19
Figure 3-6: Front Panel Connector Location	20
Figure 3-7: LAN LED Connector Locations	21
Figure 3-8: iDPM Connector Location	22
Figure 3-9: M.2 B-key Slot Location	24
Figure 3-10: M.2 A-key Slot Location	26
Figure 3-11: DDR4 SO-DIMM Socket Location	28
Figure 3-12: +12V DC-IN Power Connector Location	29
Figure 3-13: Power Button Connector Location	30
Figure 3-14: Reset Button Connector Location	31
Figure 3-15: RS-232 Serial Port Connector Location	32
Figure 3-16: RS-232/422/485 Connector Location	33
Figure 3-17: SATA 6Gb/s Drive Connectors Location	35
Figure 3-18: SATA Power Connector Location	36
Figure 3-19: SMBus Connector Location	37
Figure 3-20: USB Connector Location	38
Figure 3-21 Chassis Intrusion Connector Location	39
Figure 3-22: External Peripheral Interface Connector	39
Figure 3-23: HDMI Connector Pinout Locations	40
Figure 3-24: DP Connector Pinout Locations	41
Figure 3-25: LAN Connector	42
Figure 3-26: USB 3.2 Gen 2 Port Pinouts	43
Figure 4-1: SO-DIMM Installation	47

Figure 4-2: Inserting the M.2 Module into the Slot at an Angle.....	48
Figure 4-3: Securing the M.2 Module.....	49
Figure 4-4: AT/ATX Mode Select Switch.....	49
Figure 4-5: Clear CMOS Button Location.....	50
Figure 4-6: Flash Descriptor Security Override Jumper Location	51
Figure 4-7: Heat Sink Retention Screws.....	53
Figure 4-8: Motherboard Installation Example	54
Figure 4-9: Power Cable to Motherboard Connection	55
Figure 4-10: Connect Power Cable to Power Supply.....	56
Figure 4-11: 7.1 Channel Audio Kit	57
Figure 4-12: Single RS-232 Cable Installation	58
Figure 4-13: SATA Drive Cable Connection.....	59
Figure 5-1: IEI Resource Download Center.....	60
Figure 6-1: BIOS Starting Menu	63

List of Tables

Table 1-1: WAFER-TGL-U Model Variations	3
Table 1-2: Technical Specifications	8
Table 3-1: Peripheral Interface Connectors	15
Table 3-2: Rear Panel Connectors	15
Table 3-3: Audio Connector Pinouts	16
Table 3-4: Battery Connector Pinouts	18
Table 3-5: Digital I/O Connector Pinouts	19
Table 3-6: Fan Connector Pinouts	19
Table 3-7: Front Panel Connector Pinouts	20
Table 3-8: LAN LED Connector Pinouts	21
Table 3-9: iDPM Connector Pinouts	23
Table 3-10: M.2 B-Key Slot Pinouts	25
Table 3-11: M.2 A-Key Slot Pinouts	27
Table 3-12: +12V DC-IN Power Connector Pinouts	29
Table 3-13: Power Button Connector Pinouts	30
Table 3-14: Reset Button Connector Pinouts	31
Table 3-15: RS-232 Serial Port Connector Pinouts	32
Table 3-16: RS-232/422/485 Serial Port Connector Pinouts	34
Table 3-17: DB-9 RS-232/422/485 Pinouts	34
Table 3-18: SATA Power Connector Pinouts	36
Table 3-19: SMBus Connector Pinouts	37
Table 3-20: USB Connector Pinouts	38
Table 3-21: Chassis Open Connector Pinouts	39
Table 3-22: HDMI Connector Pinouts	40
Table 3-23: DP Connector Pinouts	41
Table 3-24: LAN Pinouts	42
Table 3-25: LAN Connector LEDs	42
Table 3-26: USB 3.2 Gen 2 Port Pinouts	43
Table 4-1: Flash Descriptor Security Override Jumper Settings	51
Table 6-1: BIOS Navigation Keys	64

Table 6-2: BIOS On-screen Navigation Keys65

Chapter

1

Introduction

1.1 Introduction



Figure 1-1: WAFER-TGL-U

The WAFER-TGL-U series is a 3.5" form factor single board computer. It has an on-board 11th generation Intel® Core™ i7/i5/i3 or Celeron® processor, and supports one 260-pin 3200 MHz dual-channel DDR4 SDRAM SO-DIMM slot with up to 32.0 GB of memory.

The WAFER-TGL-U series includes two HDMI connectors, a DP connector and an iDPM connector for quadruple independent display.

Expansion and I/O include one M.2 B-key slot supporting 5G module, one M.2 A-key slot for expansions, four USB 3.2 Gen 2 connectors on the rear panel, two USB 2.0 connectors by pin header and one SATA 6Gb/s connector. Serial device connectivity is provided by one internal RS-232 connector and two internal RS-232/422/485 connectors. Three 2.5GbE RJ-45 connectors provide the system with smooth connections to an external LAN.

WAFER-TGL-U SBC

1.2 Model Variations

The model variations of the WAFER-TGL-U series are listed below.

Model No.	SoC
WAFER-TGL-U-i7	Intel® Core™ i7-1185G7E (up to 4.4 GHz, quad-core, 12 MB cache, TDP=28/15/12 W)
WAFER-TGL-U-i5	Intel® Core™ i5-1145G7E (up to 4.1 GHz, quad-core, 8 MB cache, TDP=28/15/12 W)
WAFER-TGL-U-i3	Intel® Core™ i3-1115G4E (up to 3.9 GHz, dual -core, 6 MB cache, TDP=28/15/12 W)
WAFER-TGL-U-C	Intel® Celeron® 6305E (up to 1.8 GHz, dual-core, 4 MB cache, TDP=15 W)

Table 1-1: WAFER-TGL-U Model Variations

1.3 Features

Some of the WAFER-TGL-U motherboard features are listed below:

- 3.5" SBC with 11th generation Intel® ULT processor
- Quadruple independent display via dual HDMI, DP and iDPM
- One 260-pin 3200 MHz dual-channel DDR4 SO-DIMM slot (system max. 32 GB)
- Easy assembly heat spreader for thermal management
- Three RJ-45 Ethernet ports
- One M.2 2230 A-key slot for function expansions
- One M.2 3052/2242 B-key slot with 5G module support
- One SATA 6Gb/s connector with power output
- Four USB 3.2 Gen 2 external connectors
- One RS-232 connector and two RS-232/422/485 connectors

1.4 Connectors

The connectors on the WAFER-TGL-U are shown in the figure below.




Figure 1-2: Connectors

WAFER-TGL-U SBC

1.5 Dimensions

The dimensions of the board are listed below:




Figure 1-3: Dimensions (mm)

1.6 Data Flow

Figure 1-4 shows the data flow between the system chipset, the CPU and other components installed on the motherboard.




Figure 1-4: Data Flow Diagram

WAFER-TGL-U SBC

1.7 Technical Specifications

WAFER-TGL-U technical specifications are listed below.

Specification	WAFER-TGL-U
SoC	<ul style="list-style-type: none"> ▪ 11th generation Intel® mobile Tiger Lake-UP3 on-board processor: ▪ Intel® Core™ i7-1185G7E (up to 4.4 GHz, quad-core, 12 MB cache, TDP=28/15/12 W) ▪ Intel® Core™ i5-1145G7E (up to 4.1 GHz, quad-core, 8 MB cache, TDP=28/15/12 W) ▪ Intel® Core™ i3-1115G4E (up to 3.9 GHz, dual-core, 6 MB cache, TDP=28/15/12 W) ▪ Intel® Celeron® 6305E (up to 1.8 GHz, dual-core, 4 MB cache, TDP=15 W)
BIOS	AMI UEFI BIOS
Memory	One 260-pin 3200 MHz dual-channel DDR4 SO-DIMM slots (system max. 32 GB)
Graphics	Intel® Gen11 UHD Graphics for Core™ i3-1115G4E and Celeron® 6305E, Intel® Iris® Xe Graphics for i5-1145G7E and i7-1185G7E
Display Output	Quadruple independent display 2 x HDMI (up to 4096x2160@30Hz) 1 x DP (up to 4096x2160@60Hz) 1 x IEI iDPM 3040 slot (only for IEI eDP/LVDS/VGA module)
Ethernet	LAN1: Intel® I225-V/I226-V PCIe 2.5GbE controller LAN2: Intel® I225-V/I226-V PCIe 2.5GbE controller LAN3: Intel® I225-V/I226-V PCIe 2.5GbE controller
Digital I/O	12-bit digital I/O by 10-pin (2x7) header
Embedded Control IC	ITE IT5571E
Watchdog Timer	Software programmable support 1~255 sec. system reset

I/O Interface	
Audio Connector	1 x iAUDIO (2x5 pin) supporting IEI AC-KIT-888S kit
Ethernet	3 x RJ-45 2.5GbE port
Serial Ports	1 x RS-232 by 10-pin (2x5) header 2 x RS-232/422/485 by 10-pin (2x5) header
USB Ports	4 x USB 3.2 Gen 2 (10Gb/s) on rear I/O 2 x USB 2.0 by 8-pin (2x4) header
Front Panel	1 x Power LED and HDD LED connector by 6-pin (1x6) wafer 1 x Power button connector by 2-pin wafer 1 x Reset button connector by 2-pin wafer
LAN LED	3 x LAN link LED connector by 2-pin header
Fan	1 x Smart fan connector by 4-pin (1x4) wafer
SMBus/I²C	1 x I ² C connector by 4-pin (1x4) wafer
Storage	1 x SATA 6Gb/s with 5 V SATA power connectors
Expansions	1 x M.2 2230 A-key slot (USB 2.0 / PCIe x1) 1 x M.2 3052/2242 B-key slot (PCIe x2 / USB 2.0)
Environmental and Power Specifications	
Power Supply	12 V DC input only (AT/ATX support)
Power Connector	1 x Internal power connector by 4-pin (2x2) connector
Power Consumption	12V@4.0A (11th Gen Intel® Core™ i5-1145G7E 2.6GHz with 8GB 3200MHz DDR4 memory and EUP enabled)
Operating Temperature	0°C ~ 60°C
Storage Temperature	-20°C ~ 70°C
Humidity	5% ~ 95%, non-condensing
Physical Specifications	
Dimensions	146mm x 102mm
Weight GW/NW	850g / 350g

Table 1-2: Technical Specifications

Chapter

2

Unpacking

2.1 Anti-static Precautions



WARNING!

Static electricity can destroy certain electronics. Make sure to follow the ESD precautions to prevent damage to the product, and injury to the user.

Make sure to adhere to the following guidelines:

- **Wear an anti-static wristband:** Wearing an anti-static wristband can prevent electrostatic discharge.
- **Self-grounding:** Touch a grounded conductor every few minutes to discharge any excess static buildup.
- **Use an anti-static pad:** When configuring any circuit board, place it on an anti-static mat.
- **Only handle the edges of the PCB:** Don't touch the surface of the motherboard. Hold the motherboard by the edges when handling.

2.2 Unpacking Precautions

When the WAFER-TGL-U is unpacked, please do the following:

- Follow the antistatic guidelines above.
- Make sure the packing box is facing upwards when opening.
- Make sure all the packing list items are present.

WAFER-TGL-U SBC





2.3 Packing List



NOTE:








If any of the components listed in the checklist below are missing, do not proceed with the installation. Contact the IEI reseller or vendor the WAFER-TGL-U was purchased from or contact an IEI sales representative directly by sending an email to sales@ieiworld.com.

The WAFER-TGL-U is shipped with the following components:

Quantity	Item and Part Number	Image
1	WAFER-TGL-U single board computer	
1	Power cable	
1	SATA with power cable kit	
1	Quick Installation Guide	

2.4 Optional Items

The following are optional components which may be separately purchased:

Item and Part Number	Image
RS-232/422/485 cable, 250 mm, p=2.00 (P/N : 32205-002700-200-RS)	
Audio kit, 7.1 Channel (P/N: AC-KIT-888S)	
USB cable, 300mm, P=2.00 (P/N: CB-USB02A-RS)	
eDP to eDP converter board (for IEI iDPM connector) (P/N: iDPM-eDP-R10)	
eDP to LVDS board (for IEI iDPM connector) (P/N: iDPM-LVDS-R10)	
Cooler module (with fan) (P/N: CM-WAFER-WF-R10)	
Cooler module (without fan) (P/N: CM-WAFER-WOF-R10)	

Chapter

3

Connectors

3.1 Peripheral Interface Connectors

This chapter details all the jumpers and connectors.

3.1.1 WAFER-TGL-U Layout

The figures below show all the connectors and jumpers.




Figure 3-1: Connector and Jumper Locations

3.1.2 Peripheral Interface Connectors

The table below lists all the connectors on the board.

Connector	Type	Label
Audio connector	10-pin header	IAUDIO
Battery connector	2-pin wafer	BAT1
Digital I/O connector	14-pin header	DIO1
Fan connector	4-pin wafer	CPU/FAN1
Front panel connector	6-pin wafer	F_PANEL1
LAN LED connector	2-pin header	JLAN_LED2, JLAN_LED3
iDPM connector	75-pin slot	IDPM

WAFER-TGL-U SBC

M.2 2230 A-key slot	M.2 A-key slot	M2_AE1
M.2 3052/2042 B-key slot	M.2 B-key slot	M2_B1
Memory module slot	260-pin DDR4 SO-DIMM	DIMM1
Power connector	4-pin Molex	PWR1
Power button connector	2-pin wafer	PWR_BTN1
Reset button connector	2-pin wafer	RST_BTN1
RS-232 serial port connector	10-pin header	COM1
RS-232/422/485 serial port connector	10-pin header	COM2,COM3
Serial ATA connector	7-pin SATA connector	SATA1
SATA power connector	2-pin wafer	SATA_PWR1
SMBus/I ² C connector	4-pin wafer	I2C1
USB 2.0 connector	8-pin header	USB2_CN1
Chassis intrusion connector	2-pin header	CHASSIS1

Table 3-1: Peripheral Interface Connectors

3.1.3 External Interface Panel Connectors

The table below lists the connectors on the external I/O panel.

Connector	Type	Label
HDMI connector	HDMI	HDMI1
DP connector	DP	DP1
LAN connectors	RJ-45	LAN1, LAN2, LAN3
USB 3.2 Gen 2 connectors	USB 3.2 Gen 2	USB_CON1, USB_CON2

Table 3-2: Rear Panel Connectors

3.2 Internal Peripheral Connectors

The section describes all of the connectors on the WAFER-TGL-U.

3.2.1 Audio Connector

- CN Label:** IAUDIO1
- CN Type:** 10-pin header, p=2.00 mm
- CN Location:** See **Figure 3-2**
- CN Pinouts:** See **Table 3-3**

The audio connector can be connected with IEI AC-KIT-888S HD audio module to provide audio input and output to and from the system.




Figure 3-2: Audio Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	HDA_SYNC	2	HDA_CLK
3	HDA_SDOUT	4	HDA_SPKR
5	HDA_SDIN	6	HDA_RST#
7	+5V	8	GND
9	+12V	10	GND

Table 3-3: Audio Connector Pinouts

WAFER-TGL-U SBC

3.2.2 Battery Connector



CAUTION:

Risk of explosion if battery is replaced by an incorrect type. Only certified engineers should replace the on-board battery.

Dispose of used batteries according to instructions and local regulations.



NOTE:

It is recommended to attach the RTC battery onto the system chassis in which the WAFER-TGL-U is installed.

CN Label:	BAT1
CN Type:	2-pin wafer, p=1.25 mm
CN Location:	See Figure 3-3
CN Pinouts:	See Table 3-4

The battery connector is connected to the system battery. The battery provides power to the system clock to retain the time when power is turned off.




Figure 3-3: Battery Connector Location

Pin	Description
1	VBAT+
2	GND

Table 3-4: Battery Connector Pinouts

3.2.3 Digital I/O Connector

- CN Label:** DIO1
- CN Type:** 14-pin header, p=2.00 mm
- CN Location:** See **Figure 3-4**
- CN Pinouts:** See **Table 3-5**

The 12-bit digital I/O connector provides programmable input and output for external devices.




Figure 3-4: Digital I/O Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	GND	2	VCC
3	DOUT5	4	DOUT4

WAFER-TGL-U SBC

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
5	DOUT3	6	DOUT2
7	DOUT1	8	DOUT0
9	DIN5	10	DIN4
11	DIN3	12	DIN2
13	DIN1	14	DIN0

Table 3-5: Digital I/O Connector Pinouts

3.2.4 Fan Connector

- CN Label:** CPU/FAN1
- CN Type:** 4-pin wafer, p=2.54 mm
- CN Location:** See **Figure 3-5**
- CN Pinouts:** See **Table 3-6**

The fan connector attaches to a smart cooling fan.




Figure 3-5: Fan Connector Location

Pin	Description
1	GND
2	+12V
3	FANIO
4	PWM

Table 3-6: Fan Connector Pinouts

3.2.5 Front Panel Connector

- CN Label:** F_PANEL1
- CN Type:** 6-pin wafer, p=2.00 mm
- CN Location:** See **Figure 3-6**
- CN Pinouts:** See **Table 3-7**

The front panel connector connects to the power LED indicator and HDD LED indicator on the system front panel.




Figure 3-6: Front Panel Connector Location

Pin	Description
1	VCC
2	GND
3	PWR_LED+
4	PWR_LED-
5	HDD_LED+
6	HDD_LED-

Table 3-7: Front Panel Connector Pinouts

WAFER-TGL-U SBC

3.2.6 LAN LED Connectors

CN Label: JLAN_LED2, JLAN_LED3

CN Type: 2-pin header, p=2.00 mm

CN Location: See **Figure 3-7**

CN Pinouts: See **Table 3-8**

The LAN LED connectors connect to the LAN link LEDs on the system.




Figure 3-7: LAN LED Connector Locations

Pin	Description
1	+3.3V
2	LAN1_LED_LNK#_ACT

Table 3-8: LAN LED Connector Pinouts

3.2.7 iDPM Connector

- CN Label:** IDPM
- CN Type:** 75-pin slot, p=0.5 mm
- CN Location:** See **Figure 3-8**
- CN Pinouts:** See **Table 3-9**

The iDPM slot only use for IEI eDP/LVDS/VGA module




Figure 3-8: iDPM Connector Location

Pin	Description	Pin	Description
1	GND	2	+3.3V
3	GND	4	+3.3V
5	GND	6	+3.3V
7	GND	8	+3.3V
9	GND	10	+3.3V
11	+5V	12	Module Key
13	Module Key	14	Module Key
15	Module Key	16	Module Key
17	Module Key	18	Module Key

WAFER-TGL-U SBC

Pin	Description	Pin	Description
19	Module Key	20	+3.3VS
21	DISPLAY_DETECT_P IN21	22	+3.3VS
23	DISPLAY_DETECT_P IN23	24	+3.3VS
25	GND	26	+3.3VS
27	GND	28	GND
29	EDP_TX3_DN	30	+12VS
31	EDP_TX3_DP	32	+12VS
33	GND	34	+12VS
35	EDP_TX2_DN	36	+12VS
37	EDP_TX2_DP	38	GND
39	GND	40	SMB_CLK
41	EDP_TX1_DN	42	SMB_DATA
43	EDP_TX1_DP	44	GND
45	GND	46	EC_BKLT_CTRL
47	EDP_TX0_DN	48	EDP1_BKLT_CTRL
49	EDP_TX0_DP	50	EDP1_BKLT_EN
51	GND	52	EDP1_VDD_EN #
53	EDP_AUX_DN	54	EDP_HPD_R
55	EDP_AUX_DP	56	BUF_PLT_RST#
57	GND	58	LVDS_EN
59	GND	60	+V5S
61	GND	62	+V5S
63	GND	64	+V5S
65	GND	66	+V5S
67	GND	68	+12VA
69	GND	70	+12VA
71	GND	72	+12VA
73	GND	74	+12VA
75	GND		

Table 3-9: iDPM Connector Pinouts

3.2.8 M.2 Slot, B-key

- CN Label:** M2_B1
- CN Type:** M.2 B-key slot
- CN Location:** See **Figure 3-9**
- CN Pinouts:** See **Table 3-10**




Figure 3-9: M.2 B-key Slot Location

The M.2 slot is keyed in the B position and accepts 3052/2242 size of M.2 modules. The M.2 slot supports PCIe x2 and USB 2.0 signals.

Pin	Description	Pin	Description
1	CONFIG_3	2	+3.3V
3	GND	4	+3.3V
5	GND	6	WWAN_FCP_OFF
7	USB_D+	8	WWAN_DISABLE
9	USB_D-	10	NC
11	GND	12	Module Key
13	Module Key	14	Module Key
15	Module Key	16	Module Key

WAFER-TGL-U SBC

17	Module Key	18	Module Key
19	Module Key	20	NC
21	CONFIG_0	22	NC
23	NC	24	NC
25	NC	26	NC
27	GND	28	NC
29	PCIE_RXN5	30	WWAN_UIM_RST
31	PCIE_RXP5	32	WWAN_UIM_CLK
33	GND	34	WWAN_UIM_DATA
35	PCIE_TXN5	36	UIM_PWR
37	PCIE_TXP5	38	DEVSLP
39	GND	40	NC
41	PCIE_RXN4	42	NC
43	PCIE_RXP4	44	NC
45	GND	46	NC
47	PCIE_TXN4	48	NC
49	PCIE_TXP4	50	BUF_PLT_RST#
51	GND	52	N/C
53	REFCLKN	54	PCIE_WAKE#
55	REFCLKP	56	NC
57	GND	58	NC
59	NC	60	NC
61	NC	62	NC
63	NC	64	NC
65	NC	66	NC
67	WWAN_RST	68	NC
69	GND	70	+3.3V
71	GND	72	+3.3V
73	GND	74	+3.3V
75	GND		

Table 3-10: M.2 B-Key Slot Pinouts

3.2.9 M.2 Slot, A-key

- CN Label:** M2_A1
- CN Type:** M.2 A-key slot
- CN Location:** See **Figure 3-10**
- CN Pinouts:** See **Table 3-11**

The M.2 slot is keyed in the A position and accepts 2230 size of M.2 modules. The M.2 slot supports PCIe x1 and USB 2.0 signals.




Figure 3-10: M.2 A-key Slot Location

Pin	Description	Pin	Description
1	GND	2	+V3.3A
3	USB+	4	+V3.3A
5	USB-	6	NC
7	GND	8	Module Key
9	Module Key	10	Module Key
11	Module Key	12	Module Key
13	Module Key	14	Module Key
15	Module Key	16	NC
17	NC	18	GND

WAFER-TGL-U SBC

Pin	Description	Pin	Description
19	NC	20	NC
21	NC	22	NC
23	GND	24	GND
25	NC	26	NC
27	NC	28	NC
29	GND	30	GND
31	NC	32	NC
33	GND	34	NC
35	PCIE_TX9+	36	GND
37	PCIE_TX9-	38	CL_RST#
39	GND	40	CL_DATA
41	PCIE_RX9+	42	CL_CLK
43	PCIE_RX9-	44	NC
45	GND	46	NC
47	CLK_M2_A+	48	NC
49	CLK_M2_A-	50	NC
51	GND	52	BUF_PLT_RST#
53	NC	54	Pull Up +V3.3A
55	NC	56	Pull Up +V3.3A
57	GND	58	NC
59	NC	60	NC
61	NC	62	NC
63	GND	64	NC
65	NC	66	NC
67	NC	68	NC
69	GND	70	NC
71	NC	72	+V3.3A
73	NC	74	+V3.3A
75	GND		

Table 3-11: M.2 A-Key Slot Pinouts

3.2.10 DDR4 SO-DIMM Socket

- CN Label:** DIMM1
- CN Type:** 260-pin DDR4 SO-DIMM socket
- CN Location:** See **Figure 3-11**

The SO-DIMM slot is for installing the DDR4 SO-DIMM.




Figure 3-11: DDR4 SO-DIMM Socket Location

WAFER-TGL-U SBC

3.2.11 Power Connector

- CN Label:** PWR1
- CN Type:** 4-pin Molex, p=4.2 mm
- CN Location:** See **Figure 3-12**
- CN Pinouts:** See **Table 3-12**

The connector supports the +12V power supply.




Figure 3-12: +12V DC-IN Power Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	GND	2	GND
3	+12V	4	+12V

Table 3-12: +12V DC-IN Power Connector Pinouts

3.2.12 Power Button Connector

- CN Label:** PWR_BTN1
- CN Type:** 2-pin wafer, p=2.00 mm
- CN Location:** See **Figure 3-13**
- CN Pinouts:** See **Table 3-13**

The power button connector is connected to a power switch on the system chassis to enable users to turn the system on and off.




Figure 3-13: Power Button Connector Location

Pin	Description
1	PWR_BTN+
2	PWR_BTN-

Table 3-13: Power Button Connector Pinouts

WAFER-TGL-U SBC

3.2.13 Reset Button Connector

- CN Label:** RST_BTN1
- CN Type:** 2-pin wafer, p=2.00 mm
- CN Location:** See **Figure 3-14**
- CN Pinouts:** See **Table 3-14**

The reset button connector is connected to a reset switch on the system chassis to enable users to reboot the system when the system is turned on.




Figure 3-14: Reset Button Connector Location

Pin	Description
1	RESET+
2	RESET-

Table 3-14: Reset Button Connector Pinouts

3.2.14 RS-232 Serial Port Connector

- CN Label:** COM1
- CN Type:** 10-pin header, p=2.0 mm
- CN Location:** See **Figure 3-15**
- CN Pinouts:** See **Table 3-15**

The serial connector provides RS-232 connection.




Figure 3-15: RS-232 Serial Port Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	DCD	2	DSR
3	RXD	4	RTS
5	TXD	6	CTS
7	DTR	8	RI
9	GND	10	GND

Table 3-15: RS-232 Serial Port Connector Pinouts

WAFER-TGL-U SBC

3.2.15 RS-232/422/485 Serial Port Connector

- CN Label:** COM2, COM3
- CN Type:** 10-pin header, p=2.0 mm
- CN Location:** See **Figure 3-16**
- CN Pinouts:** See **Table 3-16**

This connector provides RS-232, RS-422 or RS-485 communications. The default mode is set to RS-232. Use BIOS to configure the connectors as RS-422 or RS-485.




Figure 3-16: RS-232/422/485 Connector Location


Pin	RS-232	RS-422	RS-485
1	DCD	TXD-	DATA-
2	DSR	N/A	N/A
3	RXD	TXD+	DATA+
4	RTS	N/A	N/A
5	TXD	RXD+	N/A
6	CTS	N/A	N/A
7	DTR	RXD-	N/A
8	RI	N/A	N/A

Pin	RS-232	RS-422	RS-485
9	GND	N/A	N/A
10	GND		

Table 3-16: RS-232/422/485 Serial Port Connector Pinouts

Use the optional RS-232/422/485 cable to connect to a serial device. The pinouts of the DB-9 connector are listed below.

Pin	RS-232	RS-422	RS-485
1	DCD	TXD422-	TXD485-
2	RXD	TXD422+	TXD485+
3	TXD	RXD422+	--
4	DTR	RXD422-	--
5	GND	--	--
6	DSR	--	--
7	RTS	--	--
8	CTS	--	--
9	RI	--	--



The diagram shows a DB-9 connector with a green PCB and nine gold pins. Pin 1 is the top-left pin, and pin 6 is the bottom-right pin. Red lines with numbers 1 and 6 point to these specific pins.

Table 3-17: DB-9 RS-232/422/485 Pinouts

WAFER-TGL-U SBC

3.2.16 SATA 6Gb/s Drive Connector

- CN Label:** SATA1
- CN Type:** 7-pin SATA connector
- CN Location:** See **Figure 3-17**

The SATA 6Gb/s drive connector is connected to a SATA 6Gb/s drive. The SATA 6Gb/s drive transfers data at speeds as high as 6Gb/s.




Figure 3-17: SATA 6Gb/s Drive Connectors Location

3.2.17 SATA Power Connector

- CN Label:** SATA_PWR1
- CN Type:** 2-pin wafer, p=2.00 mm
- CN Location:** See **Figure 3-18**
- CN Pinouts:** See **Table 3-18**

The SATA power connector provides +5 V power output to the SATA connector.




Figure 3-18: SATA Power Connector Location

Pin	Description
1	+5V
2	GND

Table 3-18: SATA Power Connector Pinouts

WAFER-TGL-U SBC

3.2.18 SMBus/I²C Connector

- CN Label:** I2C1
- CN Type:** 4-pin wafer, p=1.25 mm
- CN Location:** See **Figure 3-19**
- CN Pinouts:** See **Table 3-19**

The SMBus (System Management Bus) connector provides low-speed system management communications.




Figure 3-19: SMBus Connector Location

Pin	Description
1	GND
2	SMBus_DATA
3	SMBus_CLK
4	+5V

Table 3-19: SMBus Connector Pinouts

3.2.19 USB 2.0 Connector

- CN Label:** USB2_CN1
- CN Type:** 8-pin header, p=2.00 mm
- CN Location:** See **Figure 3-20**
- CN Pinouts:** See **Table 3-20**

The USB connector provides two USB 2.0 ports by dual-port USB cable.




Figure 3-20: USB Connector Location

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	VCC	2	GND
3	DATA-	4	DATA+
5	DATA+	6	DATA-
7	GND	8	VCC

Table 3-20: USB Connector Pinouts

3.2.20 Chassis Intrusion Connector

- CN Label:** CHASSIS1
- CN Type:** 2-pin header, p=2.54 mm
- CN Location:** See **Figure 3-21**Figure 3-20
- CN Pinouts:** See **Table 3-21**

WAFER-TGL-U SBC

The chassis intrusion connector is for a chassis intrusion detection sensor or switch that detects if a chassis component is removed or replaced.




Figure 3-21 Chassis Intrusion Connector Location

Pin	Description	Pin	Description
1	Chassis Open	2	GND

Table 3-21: Chassis Open Connector Pinouts

3.3 External Peripheral Interface Connector Panel

Figure 3-22 shows the WAFER-TGL-U external peripheral interface connector (EPIC) panel. The EPIC panel consists of the following:

- 2 x HDMI connector
- 1 x DP connector
- 3 x 2.5GbE RJ-45 connector
- 4 x USB 3.2 Gen 2 connector




Figure 3-22: External Peripheral Interface Connector

3.3.1 HDMI Connectors

- CN Label:** HDMI1
- CN Type:** HDMI connector
- CN Location:** See **Figure 3-22**
- CN Pinouts:** See **Table 3-22** and **Figure 3-23**

The HDMI connectors can connect to HDMI devices.

Pin	Description	Pin	Description
1	HDMI_DATA2	2	GND
3	HDMI_DATA2#	4	HDMI_DATA1
5	GND	6	HDMI_DATA1#
7	HDMI_DATA0	8	GND
9	HDMI_DATA0#	10	HDMI_CLK
11	GND	12	HDMI_CLK#
13	N/C	14	N/C
15	HDMI_SCL	16	HDMI_SDA
17	GND	18	+5V
19	HDMI_HPD		

Table 3-22: HDMI Connector Pinouts




Figure 3-23: HDMI Connector Pinout Locations

WAFER-TGL-U SBC

3.3.2 DP Connector

- CN Label:** DP1
- CN Type:** DP connector
- CN Location:** See **Figure 3-22**
- CN Pinouts:** See **Table 3-23** and **Figure 3-24**

The DP connectors can connect to DP devices.

PIN NO.	DESCRIPTION	PIN NO.	DESCRIPTION
1	DATA_OP	11	GND
2	GND	12	DATA_3N
3	DATA_ON	13	CONFIG1
4	DATA_1P	14	CONFIG2
5	GND	15	AUX_P
6	DATA_1N	16	GND
7	DATA_2P	17	AUX_N
8	GND	18	DP HPD
9	DATA_2N	19	GND
10	DATA_3P	20	DP PWR

Table 3-23: DP Connector Pinouts




Figure 3-24: DP Connector Pinout Locations

3.3.3 LAN Connectors

- CN Label:** LAN1, LAN2, LAN3
- CN Type:** RJ-45
- CN Location:** See **Figure 3-22**
- CN Pinouts:** See **Figure 3-25** and **Table 3-24**

The LAN connector connects to a local network.

Pin	Description	Pin	Description
1	MDIA0+	5	MDIA2+
2	MDIA0-	6	MDIA1-
3	MDIA1+	7	MDIA3+
4	MDIA2-	8	MDIA3-

Table 3-24: LAN Pinouts




Figure 3-25: LAN Connector

LED	Description	LED	Description
A	on: linked blinking: data is being sent/received	B	off: 100 Mb/s green: 1000 Mb/s orange: 2500 Mb/s

Table 3-25: LAN Connector LEDs

WAFER-TGL-U SBC

3.3.4 USB 3.2 Gen 2 Connectors

- CN Label:** USB_CON1, USB_CON2
- CN Type:** USB 3.2 Gen 2 port
- CN Location:** See **Figure 3-22**
- CN Pinouts:** See **Table 3-26** and **Figure 3-26**

The WAFER-TGL-U has four external USB 3.2 Gen 2 ports. The USB connector can be connected to a USB 2.0 or USB 3.2 device. The pinouts of USB 3.2 Gen 2 connectors are shown below.

Pin	Description	Pin	Description
1	VCC	10	VCC
2	USB_DATA0-	11	USB_DATA1-
3	USB_DATA0+	12	USB_DATA1+
4	GND	13	GND
5	USB3_RX0-	14	USB3_RX1-
6	USB3_RX0+	15	USB3_RX1+
7	GND	16	GND
8	USB3_TX0-	17	USB3_TX1-
9	USB3_TX0+	18	USB3_TX1+

Table 3-26: USB 3.2 Gen 2 Port Pinouts




Figure 3-26: USB 3.2 Gen 2 Port Pinouts

Chapter

4

Installation

WAFER-TGL-U SBC

4.1 Anti-static Precautions



WARNING:

Failure to take ESD precautions during the installation of the WAFER-TGL-U may result in permanent damage to the WAFER-TGL-U and severe injury to the user.

Electrostatic discharge (ESD) can cause serious damage to electronic components, including the WAFER-TGL-U. Dry climates are especially susceptible to ESD. It is therefore critical that whenever the WAFER-TGL-U or any other electrical component is handled, the following anti-static precautions are strictly adhered to.

- ***Wear an anti-static wristband:*** Wearing a simple anti-static wristband can help to prevent ESD from damaging the board.
- ***Self-grounding*** Before handling the board, touch any grounded conducting material. During the time the board is handled, frequently touch any conducting materials that are connected to the ground.
- ***Use an anti-static pad:*** When configuring the WAFER-TGL-U, place it on an anti-static pad. This reduces the possibility of ESD damaging the WAFER-TGL-U.
- ***Only handle the edges of the PCB:*** When handling the PCB, hold the PCB by the edges.

4.2 Installation Considerations



NOTE:

The following installation notices and installation considerations should be read and understood before installation. All installation notices must be strictly adhered to. Failing to adhere to these precautions may lead to severe damage and injury to the person performing the installation.

**WARNING:**

The installation instructions described in this manual should be carefully followed in order to prevent damage to the WAFER-TGL-U, WAFER-TGL-U components and injury to the user.

Before and during the installation please **DO** the following:

- Read the user manual:
 - The user manual provides a complete description of the WAFER-TGL-U installation instructions and configuration options.
- Wear an electrostatic discharge cuff (ESD):
 - Electronic components are easily damaged by ESD. Wearing an ESD cuff removes ESD from the body and helps prevent ESD damage.
- Place the WAFER-TGL-U on an antistatic pad:
 - When installing or configuring the motherboard, place it on an antistatic pad. This helps to prevent potential ESD damage.
- Turn all power to the WAFER-TGL-U off:
 - When working with the WAFER-TGL-U, make sure that it is disconnected from all power supplies and that no electricity is being fed into the system.

Before and during the installation of the WAFER-TGL-U **DO NOT:**

- Remove any of the stickers on the PCB board. These stickers are required for warranty validation.
- Use the product before verifying all the cables and power connectors are properly connected.
- Allow screws to come in contact with the PCB circuit, connector pins, or its components.

WAFER-TGL-U SBC

4.3 SO-DIMM Installation

To install an SO-DIMM, please follow the steps below and refer to **Figure 4-1**.




Figure 4-1: SO-DIMM Installation


- Step 1:** Locate the **SO-DIMM socket**. Place the board on an anti-static mat.
- Step 2:** **Align the SO-DIMM with the socket**. Align the notch on the memory with the notch on the memory socket.
- Step 3:** **Insert the SO-DIMM**. Push the memory in at a 20° angle. (See **Figure 4-1**)
- Step 4:** **Seat the SO-DIMM**. Gently push downwards and the arms clip into place. (See **Figure 4-1**)

4.4 M.2 Module Installation



CAUTION:

The standoff and screw pre-installed for the M.2 2242 module must be removed before installing an M.2 3052 module. Failing to do so may cause short circuit or other damages to the motherboard.



To install an M.2 module, please follow the steps below.

- Step 1:** Locate the M.2 module slot. See **Chapter 3**.
- Step 2:** Remove the retention screw secured on the motherboard.
- Step 3:** Line up the notch on the module with the notch on the slot. Slide the M.2 module into the socket at an angle of about 20° (**Figure 4-2**).




Figure 4-2: Inserting the M.2 Module into the Slot at an Angle

WAFER-TGL-U SBC

- Step 4:** Secure the M.2 module with the previously removed retention screw
(Figure 4-3).




Figure 4-3: Securing the M.2 Module

4.5 System Configuration

The system configuration is controlled by buttons, jumpers and switches. The system configuration should be performed before installation.

4.5.1 AT/ATX Mode Select Switch

The AT/ATX mode select switch specifies the systems power mode as AT or ATX. AT/ATX mode select switch settings are shown in **Figure 4-4** below.




Figure 4-4: AT/ATX Mode Select Switch

4.5.2 Clear CMOS Button

CN Label:	J_CMOS1
CN Type:	Button
CN Location:	See Figure 4-5

If the WAFER-TGL-U fails to boot due to improper BIOS settings, use the button to clear the CMOS data and reset the system BIOS information.

The location of the clear CMOS button is shown in **Figure 4-5**




Figure 4-5: Clear CMOS Button Location

4.5.3 Flash Descriptor Security Override Jumper

CN Label:	ME_FLASH1
CN Type:	2-pin header, p=1.27 mm
CN Location:	See Figure 4-6
CN Settings:	See Table 4-1

The Flash Descriptor Security Override jumper (ME_FLASH1) allows to enable or disable the ME firmware update. Refer to **Figure 4-6** and **Table 4-1** for the jumper location and settings.

WAFER-TGL-U SBC

Setting	Description
Open	Disabled (Default)
Short	Enabled

Table 4-1: Flash Descriptor Security Override Jumper Settings




Figure 4-6: Flash Descriptor Security Override Jumper Location

To update the ME firmware, please follow the steps below.

- Step 1:** Before turning on the system power, short the Flash Descriptor Security Override jumper.
- Step 2:** Update the BIOS and ME firmware, and then turn off the system power.
- Step 3:** Remove the metal clip on the Flash Descriptor Security Override jumper to its default setting.
- Step 4:** Restart the system. The system will reboot 2 ~ 3 times to complete the ME firmware update.


4.6 Chassis Installation

4.6.1 Heat Spreader

**WARNING:**

The heat spreader installed on the WAFER-TGL-U can only serve as a heat conductor, which needs additional heat dissipation mechanism to achieve suitable thermal condition. DO NOT put the WAFER-TGL-U with the heat spreader directly on a surface that cannot dissipate system heat, and never run the WAFER-TGL-U without the heat spreader secured to the board.

When the WAFER-TGL-U is shipped, it is secured to a heat spreader with five retention screws. The heat spreader must have a direct contact with a heat dissipation surface to ensure stable operation. In addition, a thin layer of thermal paste has to be applied onto the heat dissipation surface where it contacts the heat spreader. The following diagrams show an example of a heat sink module and how it can be installed for dissipating the heat generated from the motherboard:

**Heat sink module:****Material:** Aluminum**Size:** 146 mm x 102 mm x 14.6 mm

WAFER-TGL-U SBC



If the WAFER-TGL-U must be removed from the heat spreader, the four retention screws must be removed.




Figure 4-7: Heat Sink Retention Screws

4.6.2 Motherboard Installation Example

Each side of the heat spreader has several screw holes allowing the WAFER-TGL-U to be mounted into a chassis or a heat sink enclosure (please refer to Figure 1-3 for the detailed dimensions). The user has to design or select a chassis or a heat sink enclosure that has screw holes matching up with the holes on the heat spreader for installing the WAFER-TGL-U. The following diagram shows an example of motherboard installation.



Figure 4-8: Motherboard Installation Example

4.7 Internal Peripheral Device Connections

This section outlines the installation of peripheral devices to the on-board connectors

4.7.1 AT Power Connection

Follow the instructions below to connect the WAFER-TGL-U to an AT power supply.



WARNING:

Disconnect the power supply power cord from its AC power source to prevent a sudden power surge to the WAFER-TGL-U.

Step 1: **Locate the power cable.** The power cable is shown in the packing list in Chapter 2.

WAFER-TGL-U SBC

Step 2: Connect the power cable to the motherboard. Connect the 4-pin (2x2) Molex type power cable connector to the power connector on the motherboard. See Figure 4-9.




Figure 4-9: Power Cable to Motherboard Connection

Step 3: Connect power cable to power supply. Connect one of the 4-pin (1x4) Molex type power cable connectors to an AT power supply. See Figure 4-10.




Figure 4-10: Connect Power Cable to Power Supply

4.7.2 7.1 Channel Audio Kit Installation



NOTE:

This item must be ordered separately, and connects to the audio connector. For further information please contact the nearest distributor, reseller or vendor or contact an IEI sales representative directly.

The audio kit attaches to the audio connector. The audio kit provides 7.1 channel audio. To install the audio kit, please refer to the steps below:

Step 1: Connect the cable to the audio kit. Connect the included cable to the audio kit.

Make sure pin 1 aligns with the marked pin.

Step 2: Connect the cable to the board. Connect the other end of the cable to the board. Make sure to line up the marked pin 1.

WAFER-TGL-U SBC




Figure 4-11: 7.1 Channel Audio Kit

- Step 3:** **Mount the audio kit onto the chassis.** Once the audio kit is connected to the board, secure the audio kit bracket to the system chassis.
- Step 4:** **Connect the audio devices.** Connect speakers and external audio sources to the audio jacks on the audio kit.
- Step 5:** **Install the driver.** Install the 7.1 channel audio driver included with the board.

4.7.3 RS-232 Cable Connection

The single RS-232 cable consists of one serial port connector attached to a serial communications cable that is then attached to a D-sub 9 male connector. To install the single RS-232 cable, please follow the steps below.

- Step 1:** **Locate the connector.** The location of the RS-232 connector is shown in **Chapter 3.**

- Step 2:** **Insert the cable connector.** Align the cable connector with the onboard connector. Make sure pin 1 on the board and connector line up. Pin 1 on the cable connector is indicated with a white dot. See **Figure 4-12**.




Figure 4-12: Single RS-232 Cable Installation

- Step 3:** **Secure the bracket.** The single RS-232 connector has two retention screws that must be secured to a chassis or bracket.
- Step 4:** **Connect the serial device.** Once the single RS-232 connector is connected to a chassis or bracket, a serial communications device can be connected to the system.

4.7.4 SATA Drive Connection

The WAFER-TGL-U is shipped with a SATA drive cable. To connect the SATA drive to the connector, please follow the steps below.

- Step 1:** **Locate the SATA connector and the SATA power connector.** The locations of the connectors are shown in **Chapter 3**.
- Step 2:** **Insert the cable connector.** Insert the cable connector into the on-board SATA drive connector and the SATA power connector. See **Figure 4-13**.

WAFER-TGL-U SBC




Figure 4-13: SATA Drive Cable Connection

- Step 3:** **Connect the cable to the SATA disk.** Connect the connector on the other end of the cable to the connector at the back of the SATA drive. See **Figure 4-13**.
- Step 4:** To remove the SATA cable from the SATA connector, press the clip on the connector at the end of the cable.

4.8 Software Drivers

4.8.1 Available Drivers

All the drivers for the WAFER-TGL-U are available on IEI Resource Download Center (<https://download.ieiworld.com>). Type WAFER-TGL-U and press Enter to find all the relevant software, utilities, and documentation.





Figure 4-14: IEI Resource Download Center

4.8.2 Driver Download

To download drivers from IEI Resource Download Center, follow the steps below.

Step 1: Go to <https://download.ieiworld.com>. Type WAFER-TGL-U and press Enter.



Step 2: All product-related software, utilities, and documentation will be listed. You can choose **Driver** to filter the result.

WAFER-TGL-U SBC

[All Type](#)
[BIOS](#)
[Datasheet](#)
[Driver](#)
[QIG](#)
[SDK](#)
[User Manual](#)
[Utility](#)
[Others](#)

Keyword: "WAFER-ULT5", Searching Result : 6 Records.

WAFER-ULT5 [Product Info](#)

[Embedded Computer](#) > [Single Board Computer](#) > [Embedded Board](#)

3.5" SBC supports Intel® 8th Generation Whiskey Lake processor with DDR4 SO-DIMM, Triple display with dual HDMI 1.4, LVDS, Triple GbE, USB 3.1 Gen2, M.2 A key, mPCIe with mSATA support, SATA 6Gb/s, COM and RoHS

File Name	Published	Version	File Checksum
WAFER-ULT5-R10_V1.1.iso (1.97 GB)	2020/07/07	1.10	475FD74C87A309D22A0265218DD3B37E

Step 3: Click the driver file name on the page and you will be prompted with the following window. You can download the entire ISO file (❶), or click the small arrow to find an individual driver and click the file name to download (❷).

WAFER-ULT5-R10_V1.1.iso

Click here to download entire ISO file. (1.97 GB)

* Download individual file *

- 1. Chipset
- 2. VGA
- 3. LAN
- 4. Audio
- 5. ME
- 6. RST
- 7. SIO
- 8. Manual
- Thumbs.db (19.5 KB)



NOTE:

To install software from the downloaded ISO image file in Windows 8, 8.1 or 10, double-click the ISO file to mount it as a virtual drive to view its content.

Chapter

5

BIOS

WAFER-TGL-U SBC

5.1 Introduction

The BIOS is programmed onto the BIOS chip. The BIOS setup program allows changes to certain system settings. This chapter outlines the options that can be changed.



NOTE:

Some of the BIOS options may vary throughout the life cycle of the product and are subject to change without prior notice.

5.1.1 Starting Setup

The UEFI BIOS is activated when the computer is turned on. The setup program can be activated in one of two ways.

1. **Using keyboard:** Press the **DEL** or **F2** as soon as the system is turned on.
2. **Using touchscreen:** Press the **Setup** button on the upper right corner of the BIOS Starting Menu.

If the message disappears before the **DEL** or **F2** key is pressed, restart the computer and try again, then the BIOS Starting Menu will appear. Select "Setup" and press Enter to get into the BIOS Setup.




Figure 5-1: BIOS Starting Menu

5.1.2 Using Setup

The BIOS Setup menu can be navigated by using a keyboard or a touchscreen.

5.1.2.1 Keyboard Navigation

For keyboard navigation, use the navigation keys shown in **Table 5-1**.


Key	Function
Up arrow	Move to previous item
Down arrow	Move to next item
Left arrow	Move to the item on the left hand side
Right arrow	Move to the item on the right hand side
+	Increase the numeric value or make changes
-	Decrease the numeric value or make changes
Page Up	Move to the previous page
Page Dn	Move to the next page
Esc	Main Menu – Quit and not save changes into CMOS Status Page Setup Menu and Option Page Setup Menu -- Exit current page and return to Main Menu
F1	General help, only for Status Page Setup Menu and Option Page Setup Menu
F2	Load previous values
F3	Load optimized defaults
F4	Save changes and Exit BIOS
<K>	Scroll help area upwards
<M>	Scroll help area downwards

Table 5-1: BIOS Navigation Keys

WAFER-TGL-U SBC

5.1.2.2 Touch Navigation

For touchscreen navigation, use the on-screen navigation keys shown below.



On-screen Button	Function
Previous Values	Load the last value you set.
Optimized Defaults	Load the factory default values in order to achieve the best performance.
Back	Return to the previous menu.
Soft kbd	Display the on-screen keyboard.
Save & Exit	Save the changes made to the BIOS options and reset the system.

Table 5-2: BIOS On-screen Navigation Keys

5.1.3 Getting Help

When **F1** is pressed a small help window describing the appropriate keys to use and the possible selections for the highlighted item appears. To exit the Help Window, press the **Esc** key.

5.1.4 Unable to Reboot after Configuration Changes

If the computer cannot boot after changes to the system configuration is made, CMOS defaults. Use the clear CMOS button described in **Chapter 4**.

5.1.5 BIOS Menu Bar

The **menu bar** on top of the BIOS screen has the following main items:

- Main – Changes the basic system configuration.
- Advanced – Changes the advanced system settings.
- Chipset – Changes the chipset settings.
- Security – Sets User and Supervisor Passwords.
- Boot – Changes the system boot configuration.
- Save & Exit – Selects exit options and loads default settings

The following sections completely describe the configuration options found in the menu items at the top of the BIOS screen and listed above.

WAFER-TGL-U SBC

5.2 Main

The **Main** BIOS menu (**BIOS Menu 1 & BIOS Menu 2**) appears when the **BIOS Setup** program is entered. The **Main** menu gives an overview of the basic system information.



BIOS Menu 1: Main (1/2)



BIOS Menu 2: Main (2/2)

→ BIOS Information

The **BIOS Information** lists a brief summary of the BIOS. The fields in **BIOS Information** cannot be changed. The items shown in the system overview include:

- **BIOS Vendor:** Installed BIOS vendor
- **Core Version:** Current BIOS version
- **Compliance:** Current UEFI & PI version
- **Project Version:** the board version
- **Build Date:** Date the current BIOS version was made
- **EC Version:** Current EC version
- BIOS Information

→ Processor Information

The **Processor Information** lists a brief summary of the Processor. The fields in **Processor Information** cannot be changed. The items shown in the system overview include:

- **Name:** Displays the Processor Details
- **Type:** Displays the Processor Type
- **Speed:** Displays the Processor Speed
- **ID:** Displays the Processor ID
- **Stepping:** Displays the Processor Stepping
- **Package:** Displays the Processor Package
- **Number of Processors:** Displays number of CPU cores
- **Microcode Revision:** CPU Microcode Revision
- **GT Info:** Processor GT Info. Only valid if SNB stepping is D0 or above
- **IGFX GOP Version:** Displays the IGFX GOP Version
- **PCIe GEN4 Dekel FW Version:** Dekel Firmware Version used by PCIe Gen4 PHY
- **SAM Firmware Version:** System Agent Manage ability Engine FW Version
- **Memory RC Version:** Displays the Memory RC Version
- **Total Memory:** Total Memory in the System
- **Memory Frequency:** Displays the Frequency of Memory

WAFER-TGL-U SBC

→ PCH Information

The **PCH Information** lists a brief summary of the PCH. The fields in **PCH Information** cannot be changed. The items shown in the system overview include:

- **Name:** Displays the PCH Name
- **PCH SKU:** Displays the PCH SKU
- **Stepping:** Displays the PCH Stepping
- **Dual Output Fast Read support:** Displays the Processor Details
- **Read ID/Status Clock Freq:** Displays the Read ID and Read Status Clock Frequency
- **Write and Erase Clock Freq:** Displays the Write and Erase Clock Frequency
- **ME FW Version:** Displays the ME Firmware Version
- **ME Firmware SKU:** Displays the ME Firmware SKU
- **PMC FW Version:** Displays the PMC Firmware Version

The System Overview field also has two user configurable fields:

→ System Date [xx/xx/xx]

Use the **System Date** option to set the system date. Manually enter the day, month and year.

→ System Time [xx:xx:xx]

Use the **System Time** option to set the system time. Manually enter the hours, minutes and seconds.


5.3 Advanced

Use the **Advanced** menu (**BIOS Menu 3 & BIOS Menu 4**) to configure the CPU and peripheral devices through the following sub-menus:




WARNING!

Setting the wrong values in the sections below may cause the system to malfunction. Make sure that the settings made are compatible with the hardware.



BIOS Menu 3: Advanced (1/2)

WAFER-TGL-U SBC



BIOS Menu 4: Advanced (2/2)


→ Case Open Detection [Disabled]

Use the **Case Open Detection** option to set or change **Case Open Function** Disabled, Enabled or Reset.

- **Disabled** **DEFAULT** Disable Case Open Function.
- **Enabled** Enabled Case Open Function.
- **Reset** Clear open status and set Enable as default.

5.3.1 CPU Configuration

Use the **CPU Configuration** menu (**BIOS Menu 5 & BIOS Menu 6 & BIOS Menu 7**) to view detailed CPU specifications or enable the Intel Virtualization Technology.



BIOS Menu 5: CPU Configuration (1/3)

WAFER-TGL-U SBC

Setup

- Main
- Advanced**
- Chipset
- Security
- Boot
- Save & Exit

POWER LIMIT 2

Power Limit 1

Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 = no custom override. For 12.50W, enter 12500. Overclocking SKU: Value must be between Max and Min Power Limits (specified by PACKAGE_POWER_SKU_MSR). Other SKUs: This value must be between Min Power Limit and TDP Limit.

Turbo Mode

Enable/Disable processor Turbo Mode (requires EMTTM enabled too). AUTO means enabled.

Power Limit 1 Time Window

Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 = default value (28 sec for Mobile and 8 sec for Desktop). Defines time window which TDP value should be maintained.

Power Limit 2

Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 = no custom override. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit.

Intel (VMX) Virtualization Technology

When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.

Active Processor Cores

Number of cores to enable in each processor package.

Version 2.21.0053. Copyright (C) 2023 AMI

Previous Values
Optimized Defaults
Back
Soft kbd
Save & Exit

BIOS Menu 6: CPU Configuration (2/3)

Setup

- Main
- Advanced**
- Chipset
- Security
- Boot
- Save & Exit

Power Limit 1 Time Window

Power Limit 1 Time Window value in seconds. The value may vary from 0 to 128. 0 = default value (28 sec for Mobile and 8 sec for Desktop). Defines time window which TDP value should be maintained.

Power Limit 2

Power Limit 2 value in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 = no custom override. For 12.50W, enter 12500. Processor applies control policies such that the package power does not exceed this limit.

Intel (VMX) Virtualization Technology

When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology.

Active Processor Cores

Number of cores to enable in each processor package.

Hyper-Threading

Enable or Disable Hyper-Threading Technology.

EIST

Allows more than two frequency ranges to be supported.

C states

Enable/Disable CPU Power Management. Allows CPU to go to C states when it's not 100% utilized.

Version 2.21.0053. Copyright (C) 2023 AMI

Previous Values
Optimized Defaults
Back
Soft kbd
Save & Exit

BIOS Menu 7: CPU Configuration (3/3)

➔ **Power Limit 1**

Use the **Power Limit 1** option to set or change the Power Limit 1 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 = no custom override.

➔ **Turbo Mode**

Use the **Turbo Mode** option to Enabled or Disabled processor Turbo Mode.

➔	Disabled		Disables Turbo Mode
➔	Enabled	DEFAULT	Enables Turbo Mode

➔ **Power Limit 1 Time Window**

Use the **Power Limit 1 Time Window** option to select the PL1 time duration. The value may vary from 0 to 128. For 0 is the default value. 0=default value.

➔	0	DEFAULT	The PL1 value is 0.
➔	1		The PL1 value is 1.
➔	2		The PL1 value is 2.
➔	3		The PL1 value is 3.
➔	4		The PL1 value is 4.
➔	5		The PL1 value is 5.
➔	6		The PL1 value is 6.
➔	7		The PL1 value is 7.
➔	8		The PL1 value is 8.
➔	9		The PL1 value is 9.
➔	10		The PL1 value is 10.

WAFER-TGL-U SBC

→ Power Limit 2

Use the **Power Limit 2** option to set or change the Power Limit 2 in Milli Watts. BIOS will round to the nearest 1/8W when programming. 0 = no custom override.

→ Intel (VMX) Virtualization Technology [Enabled]

Use the **Intel (VMX) Virtualization Technology** option to enable or disable virtualization on the system. When combined with third party software, Intel® Virtualization technology allows several OSs to run on the same system at the same time.

- | | | | |
|---|-----------------|----------------|---|
| → | Disabled | | Disables Intel Virtualization Technology. |
| → | Enabled | DEFAULT | Enables Intel Virtualization Technology. |

→ Active Processor Cores [All]

Use the **Active Processor Cores** BIOS option to enable numbers of cores in the processor package.

- | | | | |
|---|------------|----------------|--|
| → | All | DEFAULT | Enable all cores in the processor package. |
| → | 1 | | Enable one core in the processor package. |

→ Hyper-Threading [Enabled]

Use the **Hyper-Threading** option to enable or disable the **Hyper-Threading** Technology.

- | | | | |
|---|-----------------|----------------|-------------------------------------|
| → | Disabled | | Disables Hyper-Threading Technology |
| → | Enabled | DEFAULT | Enables Hyper-Threading Technology |

→ EIST

Use the **EIST** to Enabled or Disabled the SIET for Allows more than two frequency ranges to be supported.

- | | | | |
|---|-----------------|----------------|---|
| → | Disabled | | Don't allows more than two frequency ranges |
| → | Enabled | DEFAULT | Allows more than two frequency ranges |


➔ **C states [Disabled]**

Use the **C states** option to enable or disable CPU power management which allows CPU to go to C states when it is not 100% utilized.

- ➔ **Disabled** **DEFAULT** Disables CPU power management
- ➔ **Enabled** Enables CPU power management

5.3.2 AMT Configuration

Use the **AMT Configuration** menu (**BIOS Menu 8**) to disabled or enabled the **Unconfigure ME** with resetting MEBx password to default.



BIOS Menu 8: AMT Configuration

➔ **Unconfigure ME**

Use the **Unconfigure ME** option to set whether Configure ME.

- ➔ **Disabled** **DEFAULT** Disabled the Unconfigure ME.

WAFER-TGL-U SBC

➔ Enabled Enabled the Unconfigure ME.

5.3.3 Trusted Computing

Use the **Trusted Computing** menu (**BIOS Menu 9**) to configure settings related to the Trusted Computing Group (TCG) Trusted Platform Module (TPM).



BIOS Menu 9: PCH-FW Configuration

➔ Security Device Support [Disable]

Use the **Security Device Support** option to configure support for the TPM.

➔ Disable TPM support is disabled.

➔ Enable **DEFAULT** TPM support is enabled.

➔ Pending Operation [None]

Use the **Pending Operation** option to schedule an operation for the security device.

➔ None **DEFAULT** TPM information is previous.



TPM

TPM information is cleared

5.3.4 iEi One Key Recovery

Use the iEi One Key Recovery menu to set or change the Recovery watch dog Function.

→ Auto Recovery Function [Enable]

Use the **Auto Recovery Function** option to disable or enable the watch dog function. When OS crashes It will automatically recover system.

**Disabled**

Disable watch dog function

**Enabled**

DEFAULT

Enable watch dog function

→ Watch dog Timer (Seconds)

Use the **Watch dog Timer** to set How long for default watch dog timer.


→ Watch dog Counter

Use the **Watch dog Counter** to set How many counts trigger watch dog to automatically recovery the system.

WAFER-TGL-U SBC

5.3.5 IT5571 H/W Monitor

The IT5571 H/W Monitor menu (**BIOS Menu 10**) contains the smart fan mode configuration submenu and shows the state of H/W real-time operating temperature, fan speeds and system voltages.



BIOS Menu 10: IT5571 H/W Monitor

→ PC Health Status

The following system parameters and values are shown. The system parameters that are monitored are:

- System Temperatures:
 - CPU Temperature
- Fan Speeds:
 - CPU Fan Speed
- Voltages:
 - +VCCIN
 - +V5S


- +V12S
- +VDD1
- +V3.3S

➔ **Tcc Activation Offset**

Use the **Tcc Activation Offset** to set or change the Offset from factory set Tcc activation temperature at which the Thermal Control Circuit must be activated. Tcc Activation Offset range is 0 to 63.

5.3.5.1 Smart Fan Mode Configuration

Use the **Smart Fan Mode Configuration** submenu (**BIOS Menu 11**) to configure the CPU/system fan start/off temperature and control mode.



BIOS Menu 11: Smart Fan Mode Configuration

➔ **CPU_FAN1 Smart Fan Control [Auto Mode]**

Use the **CPU_FAN1 Smart Fan Control** option to configure the CPU Smart Fan.

➔ **Auto Mode** **DEFAULT** Smart Fan Mode is Auto.

WAFER-TGL-U SBC

→ **Manual
Mode**

Smart Fan Mode is Manual.

→ **Auto mode fan Start Temperature**

If the CPU temperature is between **fan off** and **fan start**, the fan speed change to **fan start PWM**. To set a value, Use the + or – key to change the value or enter a decimal number between 1 and 100.

→ **Auto mode fan Off Temperature**

If the CPU temperature is lower than the value set this option, the fan speed change to be lowest. To set a value, Use the + or – key to change the value or enter a decimal number between 1 and 100.

→ **Auto mode fan Start PWM**

Use the **Auto mode fan Start PWM** option to set the PWM start value. Use the + or – key to change the value or enter a decimal number between 1 and 100.

5.3.6 IT5571 Super IO Configuration

Use the **IT5571 Super IO Configuration** menu (**BIOS Menu 12**) to set or change the configurations for the parallel ports and serial ports.




BIOS Menu 12: IT5571 Super IO Configuration

WAFER-TGL-U SBC

5.3.6.1 Serial Port 1 Configuration

Use the **Serial Port 1 Configuration** menu (**BIOS Menu 13**) to configure the serial port .



BIOS Menu 13: Serial Port 1 Configuration Menu

➔ Serial Port [Enabled]

Use the **Serial Port** option to enable or disable the serial port.

➔ Device Settings

Use the **Device Settings** option to view the serial port IO port address and interrupt address.

5.3.7 F81804SEC Super IO Configuration

Use the F81804SEC Super IO Configuration menu () to view the Super IO version mode and set the serial port configuration.




BIOS Menu 14: F81804SEC Super IO Configuration

5.3.7.1 Serial Port 2 Configuration

Use the Serial Port 2 Configuration menu (**BIOS Menu 15**) to configure the Serial Port 2.

WAFER-TGL-U SBC



BIOS Menu 15: Serial Port 2 Configuration

→ Serial Port [Enabled]

Use the **Serial Port** option to enable or disable the serial port.


→ Device Mode [DS232]

Use the **Device Mode** option to change the serial port mode.

- **RS232** **DEFAULT** The Serial Port mode is RS232.
- **RS422(R)** The Serial Port mode is RS422(R).
- **RS485(R)** The Serial Port mode is RS485(R).

5.3.7.2 Serial Port 3 Configuration

Use the Serial Port 3 Configuration menu () to configure the Serial Port 3.



BIOS Menu 16: Serial Port 3 Configuration

➔ **Serial Port [Enabled]**

Use the **Serial Port** option to enable or disable the serial port.

➔ **Device Mode [DS232]**


Use the **Device Mode** option to change the serial port mode.

- ➔ **RS232** **DEFAULT** The Serial Port mode is RS232.
- ➔ **RS422(R)** The Serial Port mode is RS422(R).
- ➔ **RS485(R)** The Serial Port mode is RS485(R).

5.3.8 RTC Wake Settings

Use the RTC Wake Settings menu () to enable or disable the System wake on alarm event. When enabled, System will wake on the date.

WAFER-TGL-U SBC



BIOS Menu 17: RTC Wake Settings


➔ Wake system with Fixed Time [Disabled]

Use the **Device Mode** option to change the serial port mode.

- ➔ **Disabled** **DEFAULT** Disabled System wake on alarm event.
- ➔ **Enabled** Enabled System wake on alarm event.

5.3.9 Serial Port Console Redirection

The **Serial Port Console Redirection** menu (**BIOS Menu 18**) allows the console redirection options to be configured. Console Redirection allows users to maintain a system remotely by re-directing keyboard input and text output through the serial port.



BIOS Menu 18: Serial Port Console Redirection

➔ **Console Redirection [Disabled]**


Use **Console Redirection** option to enable or disable the console redirection function.

- ➔ **Disabled** **DEFAULT** Disabled Console Redirection.
- ➔ **Enabled** Enabled Console Redirection.

The **Console Redirection Settings** submenu will be available when the **Console Redirection** option is enabled.

5.3.9.1 Console Redirection Settings

The following options are available in the **Console Redirection Settings** submenu (**BIOS Menu 19**) when the **COM Console Redirection** (for COM1) option is enabled.



BIOS Menu 19: COM Console Redirection Settings

➔ **Terminal Type [ANSI]**

Use **Terminal Type** option to set or change the terminal type for COM1.

- ➔ **VT100** ASCII char set.
- ➔ **VT100+** Extended VT100 to support color, function keys.
- ➔ **VT-UTF8** Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.
- ➔ **ANSI** **DEFAULT** Extended ASCII char set

➔ **Bits per second [115200]**

Use **Bits per second** option to selects serial port transmission speed.

- 9600 Serial port speed is 9600.
- 19200 Serial port speed is 19200.
- 57600 Serial port speed is 57600.
- 115200 **DEFAULT** Serial port speed is 115200.

→ **Data Bits [8]**

Use **Data Bits** option to set the data bits for COM1.

- 7 Data Bits is 7.
- 8 **DEFAULT** Data Bits is 8.

→ **Parity [None]**

Use **Parity** option to sent with the data bits to detect some some transmission errors.

- **None** **DEFAULT** No parity bit.
- **Even** Parity bit is 0 the num of 1's in the data bits is even.
- **Odd** Parity bit is 0 if num of 1's in the data bits is odd.
- **Mark** Parity bit is always 1.
- **Space** Parity bit is always 0.

→ **Stop Bits [1]**


Use **Stop Bits** option to indicate the end of a serial data packet.

- 1 **DEFAULT** Stop Bits is 1.
- 2 Stop Bits is 2.

WAFER-TGL-U SBC

5.3.10 NVMe Configuration

Use the **NVMe Configuration (BIOS Menu 20)** menu to display the NVMe controller and device information.



BIOS Menu 20: NVMe Configuration


5.4 Chipset

Use the **Chipset** menu (**BIOS Menu 21**) to access the PCH IO and System Agent (SA) configuration menus.



WARNING!

Setting the wrong values for the Chipset BIOS selections in the Chipset BIOS menu may cause the system to malfunction.




BIOS Menu 21: Chipset

WAFER-TGL-U SBC

5.4.1 System Agent (SA) Configuration

Use the **System Agent (SA) Configuration** menu (**BIOS Menu 22**) to configure the System Agent (SA) parameters.




BIOS Menu 22: System Agent (SA) Configuration

→ VT-d [Supported]

Use the **VT-d** option to view the VT-d capability.

5.4.1.1 Memory Configuration

Use the **Memory Configuration** submenu (**BIOS Menu 23**) to view memory information.



BIOS Menu 23: Memory Configuration

WAFER-TGL-U SBC

5.4.1.2 Graphics Configuration

Use the **Graphics Configuration (BIOS Menu 24)** menu to configure the video device connected to the system.



BIOS Menu 24: Graphics Configuration

→ J_M2_EDP_LVDS Slot Status [Not Installed]

Use the **J_M2_EDP_LVDS Slot Status** option to check the Slot installed or not.

→ Primary Display [Auto]

Use the **Primary Display** option to select the primary graphics controller the system uses.

The following options are available:

- Auto **Default**
- IGFX
- PEG Slot
- PCH PCI

→ Internal Graphics [Enabled]

Use the **Internal Graphics** option to configure whether to keep IGFX enabled. If user wants to support dual display by internal graphics and external graphics, this Internal Graphics option should be set to Enabled and the above Primary Display option should be set to IGFX.

- | | | | |
|---|----------|---------|----------------|
| → | Auto | | Auto mode |
| → | Disabled | | Disables IGFX. |
| → | Enabled | Default | Enables IGFX. |

→ DVMT Pre-Allocated [64M]

Use the **DVMT Pre-Allocated** option to set the amount of system memory allocated to the integrated graphics processor when the system boots. The system memory allocated can then only be used as graphics memory, and is no longer available to applications or the operating system. Configuration options are listed below:

- 32M
- 64M **Default**

→ DVMT Total Gfx Mem [MAX]

Use the **DVMT Total Gfx Mem** option to select DVMT5.0 total graphic memory size used by the internal graphic device. The following options are available:

- 128M
- 256M
- MAX **Default**


WAFER-TGL-U SBC

5.4.2.1.1 PCI Express Root Port

Use the **M2_B1**, **M2_AE1** submenu (**BIOS Menu 27 & BIOS Menu 28**) to configure the PCI Express Root Port Setting.




BIOS Menu 27: PCI Express Root Port (M2_B1)



BIOS Menu 28: PCI Express Root Port (M2_AE1)

5.4.2.2 SATA And RST Configuration

Use the **SATA And RST Configuration** menu (**BIOS Menu 29**) to change and/or set the configuration of the SATA devices installed in the system.



BIOS Menu 29: SATA And RST Configuration

→ SATA Controller(s) [Enabled]

Use the **SATA Controller(s)** option to configure the SATA controller(s).

- **Enabled** **DEFAULT** Enables the on-board SATA controller(s).
- **Disabled** Disables the on-board SATA controller(s).

→ SATA Mode Selection [AHCI]

Use the **SATA Mode Selection** option to determine how the SATA devices operate.

- **AHCI** **DEFAULT** Configures SATA devices as AHCI device.

- **Intel RST Premium With Intel Optane System Acceleration** Configures SATA devices to the Intel RST Premium With Intel Optane System Acceleration mode.

- **SATA1**

Use the **SATA1** option to check Whether this location has access.

- **Hot Plug [Disabled]**


Use the **Hot Plug** option (for SATA1) to designate the correspondent port as hot-pluggable.

- **Disabled** **DEFAULT** Disables the hot-pluggable function of the SATA port.
- **Enabled** Designates the SATA port as hot-pluggable.

WAFER-TGL-U SBC

5.4.2.3 HD Audio Configuration

Use the **HD Audio Configuration** menu (**BIOS Menu 30**) to configure the detection of the HD-Audio device control.



BIOS Menu 30: HD Audio Configuration

→ HD Audio [Enabled]

Use the **HD Audio** option to enable or disable the High Definition Audio controller.

- **Disabled** The onboard High Definition Audio controller is disabled.
- **Enabled** **DEFAULT** The onboard High Definition Audio controller is enabled.

5.5 Security

Use the **Security** menu (**BIOS Menu 31**) to set system and user passwords.



BIOS Menu 31: Security

→ Administrator Password

Use the **Administrator Password** to set or change a administrator password.


→ User Password

Use the **User Password** to set or change a user password.

WAFER-TGL-U SBC

5.6 Boot

Use the **Boot** menu (**BIOS Menu 32**) to configure system boot options.



BIOS Menu 32: Boot

5.6.1 Boot Configuration

→ Quiet Boot [Enabled]

Use the **Quiet Boot** BIOS option to select the screen display when the system boots.

- | | |
|--------------------------|---|
| → Disabled | Normal POST messages displayed |
| → Enabled DEFAULT | OEM Logo displayed instead of POST messages |

→ Launch PXE OpROM [Disabled]

Use the **Launch PXE OpROM** option to enable or disable boot option for legacy network devices.

- Disabled **DEFAULT** Ignore all PXE Option ROMs
- Enabled Load PXE Option ROMs.

5.6.2 Boot Option Priorities

Use the Boot Option # N to choose the system boots from the peripherals you selected
The following Boot Options are listed as an example.

→ **Boot Option #1**


Sets the system boot order **ADATA SP580** as the first priority.

- **UEFI: Vendor CO Product Code, Partition 4 (Vendor CO Product Code)**
- **Disabled**

WAFER-TGL-U SBC

5.7 Save & Exit

Use the **Safe & Exit** menu (**BIOS Menu 33**) to load default BIOS values, optimal failsafe values and to save configuration changes.



BIOS Menu 33: Save & Exit

→ Save Changes and Reset

Use the **Save Changes and Reset** option to save the changes made to the BIOS options and reset the system.

→ Discard Changes and Reset

Use the **Discard Changes and Reset** option to exit the system without saving the changes made to the BIOS configuration setup program.

→ Restore Defaults

Use the **Restore Defaults** option to load the optimal default values for each of the parameters on the Setup menus. **F3 key can be used for this operation.**

→ **Save as User Defaults**

Use the **Save as User Defaults** option to save the changes done so far as user defaults.

→ **Restore User Defaults**

Use the **Restore User Defaults** option to restore the user defaults to all the setup options.

Appendix

A

Regulatory Compliance

DECLARATION OF CONFORMITY

This equipment has been tested and found to comply with specifications for CE marking. If the user modifies and/or installs other devices in the equipment, the CE conformity declaration may no longer apply.

FCC WARNING

This equipment complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- This device may not cause harmful interference, and
- This device must accept any interference received, including interference that may cause undesired operation.

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

Appendix

B


Product Disposal

**CAUTION:**

Risk of explosion if battery is replaced by an incorrect type. Only certified engineers should replace the on-board battery.

Dispose of used batteries according to instructions and local regulations.

- Outside the European Union–If you wish to dispose of used electrical and electronic products outside the European Union, please contact your local authority so as to comply with the correct disposal method.
- Within the European Union–The device that produces less waste and is easier to recycle is classified as electronic device in terms of the European Directive 2012/19/EU (WEEE), and must not be disposed of as domestic garbage.



EU-wide legislation, as implemented in each Member State, requires that waste electrical and electronic products carrying the mark (left) must be disposed of separately from normal household waste. This includes monitors and electrical accessories, such as signal cables or power cords. When you need to dispose of your device, please follow the guidance of your local authority, or ask the shop where you purchased the product. The mark on electrical and electronic products only applies to the current European Union Member States.

Please follow the national guidelines for electrical and electronic product disposal.

Appendix

C

BIOS Options

Below is a list of BIOS configuration options in the BIOS chapter.

- ➔ **BIOS Information68**
- ➔ **Processor Information.....68**
- ➔ **PCH Information.....69**
- ➔ **System Date [xx/xx/xx]69**
- ➔ **System Time [xx:xx:xx]69**
- ➔ **Case Open Detection [Disabled]71**
- ➔ **Power Limit 174**
- ➔ **Turbo Mode.....74**
- Use the Turbo Mode option to Enabled or Disabled processor Turbo Mode.....74**
- ➔ **Power Limit 1 Time Window74**
- ➔ **Power Limit 2.....75**
- ➔ **Intel (VMX) Virtualization Technology [Enabled]75**
- ➔ **Active Processor Cores [All]75**
- ➔ **Hyper-Threading [Enabled].....75**
- ➔ **EIST75**
- ➔ **C states [Disabled].....76**
- ➔ **Unconfigure ME76**
- ➔ **Security Device Support [Disable]77**
- ➔ **Pending Operation [None]77**
- Use the Pending Operation option to schedule an operation for the security device.77**
- ➔ **Auto Recovery Function [Enable]78**
- ➔ **Watch dog Timer (Seconds)78**
- ➔ **Watch dog Counter78**
- ➔ **PC Health Status79**
- ➔ **Tcc Activation Offset80**
- ➔ **CPU_FAN1 Smart Fan Control [Auto Mode]80**
- ➔ **Auto mode fan Start Temperature.....81**
- ➔ **Auto mode fan Off Temperature.....81**
- ➔ **Auto mode fan Start PWM.....81**
- ➔ **Serial Port [Enabled].....83**
- ➔ **Device Settings83**
- ➔ **Serial Port [Enabled].....85**
- ➔ **Device Mode [DS232].....85**

WAFER-TGL-U SBC

➔ Serial Port [Enabled].....	86
➔ Device Mode [DS232].....	86
➔ Wake system with Fixed Time [Disabled].....	87
➔ Console Redirection [Disabled].....	88
➔ Terminal Type [ANSI].....	89
➔ Bits per second [115200].....	89
➔ Data Bits [8]	90
➔ Parity [None].....	90
➔ Stop Bits [1].....	90
➔ VT-d [Supported].....	93
➔ J_M2_EDP_LVDS Slot Status [Not Installed]	95
➔ Primary Display [Auto]	95
➔ Internal Graphics [Enabled].....	96
➔ DVMT Pre-Allocated [64M]	96
➔ DVMT Total Gfx Mem [MAX].....	96
➔ Auto Power Button Status [Disabled(ATX)]	97
➔ Restore AC Power Loss [Last State]	97
➔ Power Saving Function(EUP) [Disabled].....	98
➔ M2_B1, M2_AE1 [Enabled].....	100
➔ PCIe Speed	100
➔ Detect Non-Compliance Device [Disabled]	100
➔ SATA Controller(s) [Enabled]	101
➔ SATA Mode Selection [AHCI].....	101
➔ SATA1	102
➔ Hot Plug [Disabled].....	102
➔ HD Audio [Enabled]	103
➔ Administrator Password	104
➔ User Password	104
➔ Quiet Boot [Enabled]	105
➔ Launch PXE OpROM [Disabled]	105
➔ Boot Option #1	106
➔ Save Changes and Reset	107
➔ Discard Changes and Reset	107
➔ Restore Defaults	107
➔ Save as User Defaults	108

➔ Restore User Defaults108

Appendix

D

Watchdog Timer



NOTE:

The following discussion applies to DOS environment. Contact IEI support or visit the IEI website for specific drivers for other operating systems.

The Watchdog Timer is provided to ensure that standalone systems can always recover from catastrophic conditions that cause the CPU to crash. This condition may have occurred by external EMIs or a software bug. When the CPU stops working correctly, Watchdog Timer either performs a hardware reset (cold boot) or a Non-Maskable Interrupt (NMI) to bring the system back to a known state.

A BIOS function call (INT 15H) is used to control the Watchdog Timer.

INT 15H:

AH – 6FH Sub-function:	
AL – 2:	Sets the Watchdog Timer’s period.
BL:	Time-out value (Its unit-second is dependent on the item “Watchdog Timer unit select” in CMOS setup).

Table D-1: AH-6FH Sub-function

Call sub-function 2 to set the time-out period of Watchdog Timer first. If the time-out value is not zero, the Watchdog Timer starts counting down. When the timer value reaches zero, the system resets. To ensure that this reset condition does not occur, calling sub-function 2 must periodically refresh the Watchdog Timer. However, the watchdog timer is disabled if the time-out value is set to zero.

A tolerance of at least 10% must be maintained to avoid unknown routines within the operating system (DOS), such as disk I/O that can be very time-consuming.

WAFER-TGL-U SBC



NOTE:

When exiting a program it is necessary to disable the Watchdog Timer, otherwise the system resets.

EXAMPLE PROGRAM:

; INITIAL TIMER PERIOD COUNTER

;

W_LOOP:

;

```

MOV     AX, 6F02H      ;setting the time-out value
MOV     BL, 30         ;time-out value is 48 seconds
INT     15H

```

;

; ADD THE APPLICATION PROGRAM HERE

;

```

CMP     EXIT_AP, 1     ;is the application over?
JNE     W_LOOP        ;No, restart the application

```

```

MOV     AX, 6F02H      ;disable Watchdog Timer
MOV     BL, 0         ;
INT     15H

```

;

; EXIT ;

Appendix

E

Error Beep Code

WAFER-TGL-U SBC**E.1 PEI Beep Codes**

Number of Beeps	Description
4	Memory not Installed
1	Memory was installed twice (InstallPeiMemory routine in PEI Core called twice)
2	Recovery started
3	DXEIPL was not found
3	DXE Core Firmware Volume was not found
4	Recovery failed
4	S3 Resume failed
7	Reset PPI is not available

E.2 DXE Beep Codes

Number of Beeps	Description
1	Invalid password
4	Some of the Architectural Protocols are not available
5	No Console Output Devices are found
5	No Console Input Devices are found
6	Flash update is failed
7	Reset protocol is not available
8	Platform PCI resource requirements cannot be met

**NOTE:**

If you have any question, please contact IEI for further assistance.

Appendix

F

Hazardous Materials Disclosure

WAFER-TGL-U SBC

F.1 RoHS II Directive (2015/863/EU)

The details provided in this appendix are to ensure that the product is compliant with the RoHS II Directive (2015/863/EU). The table below acknowledges the presences of small quantities of certain substances in the product, and is applicable to RoHS II Directive (2015/863/EU).

Please refer to the following table.

Part Name	Toxic or Hazardous Substances and Elements									
	Lead (Pb)	Mercury (Hg)	Cadmium (Cd)	Hexavalent Chromium (CR(VI))	Polybrominated Biphenyls (PBB)	Polybrominated Diphenyl Ethers (PBDE)	Bis(2-ethylhexyl) phthalate (DEHP)	Butyl benzyl phthalate (BBP)	Dibutyl phthalate (DBP)	Diisobutyl phthalate (DIBP)
Housing	O	O	O	O	O	O	O	O	O	O
Printed Circuit Board	O	O	O	O	O	O	O	O	O	O
Metal Fasteners	O	O	O	O	O	O	O	O	O	O
Cable Assembly	O	O	O	O	O	O	O	O	O	O
Fan Assembly	O	O	O	O	O	O	O	O	O	O
Power Supply Assemblies	O	O	O	O	O	O	O	O	O	O
Battery	O	O	O	O	O	O	O	O	O	O
<p>O: This toxic or hazardous substance is contained in all of the homogeneous materials for the part is below the limit requirement in Directive (EU) 2015/863.</p> <p>X: This toxic or hazardous substance is contained in at least one of the homogeneous materials for this part is above the limit requirement in Directive (EU) 2015/863.</p>										

F.2 China RoHS

此附件旨在确保本产品符合中国 RoHS 标准。以下表格标示此产品中某有毒物质的含量符合中国 RoHS 标准规定的限量要求。

本产品上会附有“环境友好使用期限”的标签，此期限是估算这些物质“不会有泄漏或突变”的年限。本产品可能包含有较短的环境友好使用期限的可替换元件，像是电池或灯管，这些元件将会单独标示出来。

部件名称	有毒有害物质或元素					
	铅 (Pb)	汞 (Hg)	镉 (Cd)	六价铬 (CR(VI))	多溴联苯 (PBB)	多溴二苯醚 (PBDE)
壳体	○	○	○	○	○	○
印刷电路板	○	○	○	○	○	○
金属螺帽	○	○	○	○	○	○
电缆组装	○	○	○	○	○	○
风扇组装	○	○	○	○	○	○
电力供应组装	○	○	○	○	○	○
电池	○	○	○	○	○	○

○: 表示该有毒有害物质在该部件所有物质材料中的含量均在 SJ/T11364-2014 與 GB/T26572-2011 标准规定的限量要求以下。

X: 表示该有毒有害物质至少在该部件的某一均质材料中的含量超出 SJ/T11364-2014 與 GB/T26572-2011 标准规定的限量要求。